Abstract, Two determimstlc routing networks are presented: the pruned buttefiy and the sorting fat-tree.
Introduction
The performance of a general-purpose parallel computer depends fundamentally on the ability of the interconnection network to route arbitra~sets of messages quickly. Considerable attention has been given to the design of sparse interconnection networks and routing algorithms for them. 1 If the cost of the network is taken to be the number of nodes, networks constructed using expander graphs generally achieve the best performance for routing and related operations.~The basic advantage of expanders is the high bandwidth available across most cuts of the network, although designing a routing algorithm that fully exploits this bandwidth often requires considerable ingenuity.
In the more realistic VLSI model [Thompson 1980 ], we will adopt for this paper, the cost of a network is the chip area it occupies in a two-dimensional layout.3 When the cost of the wires is taken into account, the problem of designing routing networks with the best performance has a different solution. In the VLSI model, high-bandwidth networks like expanders give good routing performance only for the special case of when the number of terminals of the network is much smaller than the area cost. (A terminal of a routing network is a processor interface point that can be the source or destination of messages.) In a fundamental paper [Leiserson 1985 ], Leiserson initiated the investigation of routing networks that are area -unizlersal: they can route almost as efficiently as any other network of similar area, regardless of the number of nodes.
Another contribution of Leiserson [1985] was to relate a network's routing performance to a guarantee about its efficiency in simulating an arbitrary network of similar cost. Such a relation is made possible in part by expressing a routing algorithm's performance in terms of load factor, a measure of the difficulty of the routing problem instance. For a given network, the load factor A of a set of messages is the maximum ratio of the number of messages that must cross a cut of the network to the number of wires that cross the cut. (Section 2 gives a more rigorous definition. ) Leiserson devised an algorithm that runs in time 0( A log2 N) on a routing network with N terminals. His network has area O(N log2 N) and can simulate an arbitrary N-terminal network of area O(N logz N) with a slowdown in time of only O(log2 N).
The algorithm presented in L,eiserson [1985] is for the off-line version of the routing problem.
In off-line routing, the sources and destinations of the messages are known before the routing starts, and the network can be configured accordingly. The time to move messages from source to destination is the primary concern, rather than the time needed for configuring the network. Off-line routing has applications when the pattern of communication is known at compile time. An interesting special case is when a known fixed-connection network is being simulated. In on-line routing, sources and destinations are known only at run time. Any general-purpose computer must have an efficient on-line routing algorithm so it can run programs that generate unpredictable, data-dependent message sets.
lSee, for example, Aleliunas [1982] , Leighton et al. [1988] , Pippenger [1 984], Ranade [1987] , Upfal 1984] , Valiant [1982] , and Valiant and Brebner [1981] . See, for example, Ajtai et al. [1983] , Herley [1989 Herley [ : 1991 , Herley and Bilardi [1994] , Leighton and Maggs [1981] ; Leiserson [1985] , Peleg and Upfal [1987; , and Upfal [1989] . 3We discuss results only for two dimensions, but analogous three-dimensional results can be obtained in most cases with simple adaptations.
When reporting a result formulated in the literature in three dimensions, we cite a two-dimensional equivalent.
The first on-line routing algorithm for an area-universal network was proposed in Greenberg and Leiserson [1985; . There, an N-terminal network of area 0( N logzN ) uses randomization to route in time 0( A logzN log log N) with high probability.
A faster randomized on-line routing algorithm, which permits en route combining of messages with the same destination, is offered in Leighton et al. [1988] , for a network with N terminals, O(N logzN) area, and 0( A log N + logzN) routing time with high probability.~In Greenberg [1990] , area-universality is investigated under alternative assumptions about wire delay, and area-universal networks with processors of various sizes are considered.
This paper gives the first deterministic solutions for area-universal on-line routing. We propose two routers, the pruned Mfetfly and the sorting fat-tree. The N-terminal pruned butterfly can route an arbitrary message set of polynomial size in time 0( A log 'N) time and area O(N log2N).5 The sorting fat-tree routes only message sets where at most a constant number of messages have their source or destination at any given terminal. However, on this important class of messages sets, the N-terminal sorting fat-tree has better performance: it takes area 0( N log2N) and routes on-line in time 0( A log N + log2N). For both networks, the routing time is within a factor of O(log N) of the Q( A log N) bandwidth lower bound. For the special case of permutations with A = Q(log N), the routing algorithm for the sorting fat-tree actually achieves the bandwidth lower bound. Note that this special case is common: For a random permutation, the expected value of A is W~). Both the pruned butterfly and the sorting fat-tree can simulate any N-terminal router of area O(N log2N) with a slowdown of O(log2N), or any router of area 0(N) with slowdown O(log N).
In the construction of the sorting fat-tree, we deploy a new type of sorting circuit of independent interest. It has area A and, for any n with K < n < A/log A, it can sort n words of (log n + @)(log n)) bits with optimal AT* = O(nz logzn). Previously known VLSI circuits [Bilardi and Preparata 1985; Leighton 1985] achieve ATZ = O(n2 log2n), but for a fixed value of A, different circuits are needed for different values of n. The novel feature of our sorter is that the same circuit can process all input sizes in the given range in optimal time. This new and stricter criterion of optimality, which we dub fi'exibili~, is interesting in its own right and could be applied to other computational problems as well.
The rest of this paper is organized as follows: Section 2 defines our routing model and clarifies the relationship between routing performance and areauniversality.
Sections 3 and 4 present the pruned butterfly and the sorting fat-tree, respectively. Section 5 establishes an AT 2 lower bound for networks whose routing algorithms are not allowed to modify the content of messages (e.g., by recoding a pair of messages into another pair). Unlike other A Tz bounds, typically obtained by the bisection-width [Thompson 1980] or by the dichotomy-width [Bilardi and Preparata 1986 ] techniques, our routing lower bound is based on wire-length arguments.
4We have translated the results of Leighton et al. [1988] from the word model to the blt model. 5A result similar to this one has been estabhshed independently, using a different construction, by C. E. Lelserson and J Park (personal communication).
Preliminaries
We model a routing network as a graph whose vertices represent constant-size logic gates, and whose edges represent wires connecting the corresponding gates. The networks we present are synchronous, that is, some global timing mechanism permits topologically distant gates to switch simultaneously. A distinguished subset of N vertices called terminals perform 1/0 functions and can be sources or destinations of messages. A message is a triple ( src, dst, body), where wc and dst are log N-bit terminal id's and body is a b-bit string. (Typically, we will assume b = @(log N).) The messages of the input set M are initially made available at their source terminals, and the task of the router is to deliver the message bodies to the destinations.
Sometimes we will find it useful to associate with a set of messages M a directed graph G(M) with one vertex for each of the N terminals and an arc between vertices u and u if M contains a message with source u and destination L). The degree of a message set, d(M), is the maximum indegree or outdegree of any vertex in G(M). If d(h4) = 1, M is called a partial permutation.
The time to route a message set M on an N-terminal routing network is stated in terms of a parameter A(M), known as the load factor of the message set. If U is a subset of the terminals, a cut Sjs a set of edges such that every path from a terminal in U to a terminal in U includes some edge in S. The load placed on cut S by M is defined as the number of messages that must cross it, and denoted 1(M, S). The load @ctor of a cut is 1(M, s)/1s 1,denoted A(M, S). The load factor on the entire network, A(M), is the maximum load factor of any cut. Clearly, bA(M) is a lower bound on the number of bit steps necessary to route M.
Expressing a routing algorithm's performance in terms of the load factor measures how close to optimal it is for the network, but says nothing about how well the network can simulate other networks of similar areas. To prove a network is area-universal, it is helpful to have a measure of routing difficulty that reflects time constraints on routing that come from the network's layout. Consider any N-terminal router laid out in area O(N).
On the average, a rectangle of area 6)( N/2[ ) in a hierarchical decomposition of the layout would contain @)( N/2') terminals enclosed by a perimeter of length~(~~). The following definition captures the lower bound on routing time imposed by the limited bandwidth crossing the perimeter of any such rectangle, Let T be an N-leaf complete binary tree with the leaves labeled O to N -1 from left to right. Let an edge at height h above the leaves have a weight of 2~fi/zl. Now consider the natural embedding of the message set's graph in T, where each message edge is mapped to the simple path in the tree from the leaf labeled by its source to the leaf labeled by its destination. Then q(lf), the reference load factor, is defined to be the maximum over all edges e of T of the congestion of e divided by its weight.
The usefulness of the reference load factor stems from the following result, a simple variant of Theorem 10 in Leiserson [1985] . If the terminals of an N-terminal router can be labeled in such a way that it can deliver any message set M in time 0( bq( M)r( N)), then it can simulate any N-terminal vouter of area A, losing at most a factor of o(d~r(N)) in time.
In this paper and in the rest of the literature, Proposition 2.1 is used to prove universality results in two steps. The first is to design an N-terminal router with area not much larger than N in such a way that, for any message set M, A(M) s q(M). The second is to design a routing algorithm for the network that runs in time close to 0( A( M)). The first step was made easier by the introduction in Leiserson [1985] of the "fat-tree" framework for routing networks. A fat-tree is a complete binary tree with subnetworks at the nodes that perform switching functions. Two neighboring nodes in the tree are joined by a group of wires called a channel. The number of edges in a channel c is referred to as its capucizy, written cap(c). The fat-trees proposed in the literature and in this paper have the useful property that the cuts corresponding to the channels are sufficient for determining the load factor. Thus, choosing the capacity of a channel at height lZ above the leaves to be 2~~' 121 guarantees A(M) < T(M).
Deterministic
On-line Routing on the Pruned Butterjly
In this section, we present the pruned butterfly switching network (Section 3.1) which, augmented with some auxiliary circuitry (Section 3.2), supports an efficient on-line routing algorithm for arbitra~message sets (Section 3.3).
THE PRUNED

BU~ERFLY.
We give the name pruned butterj,?y to a graph G = (V, E) with a parameter N which is a power of 4. Our notation for G is chosen to expose the graph's fat-tree structure. The vertices in V can be grouped into clusters referred to as nodes and corresponding to the nodes of an ordered complete binary tree of N leaves. The triple (i, j, k) denotes the (k + l)st vertex of the (j + l)st node at level i in the tree (with the root at level O). The edges in E join only pairs of vertices that belong to neighboring nodes. The edges El, between node (i, j) and its parent (i -1, [j\2] ) form a channel of capacity lE,jl =~2-~('-l)/21.
The pruned butterfly is illustrated in Figure 1 , and is formally specified as follows:
where, for even i, E,, ==(((i, j,k), (i -l,lj/4, k)), and for odd i,
As shown in Figure 2 , the pruned butterfly is a subgraph of the butterfly. A similar graph has been used in Leighton et al. [1988] for randomizing routing. Vertex (log N, 1,O) of the pruned butterfly is called leaf 1 and vertex (O, O, r) is called root r. Between leaf 1 and root r is a unique shortest path that includes exactly one vertex from each level of the tree. If 1 and r have binary representations alO~~_~""-aO and P(lO~~),z _~""" PO, respectively, then the level i vertex of the path is (i, [l\210g~-z ] , r mod 2~10g-')/21 ) or, with slight abuse of notation, (i, alO~~_l ." . alO~~_,,~r10~~-,)/21-2 "." PO).
We now regard the vertices of the pruned butterfly graph as switches and the edges as wires, and consider movement of messages in the resulting switching network. A set of s <~messages mO, ml, ..., m~_l is called an expansion if m~has source at root h and destination at leaf 1~, and 1~_ * s lk for h = 1,. ..> s -1. A similar message set is called a compression if rn~has source at leaf 1~,and destination at root h, and 11, _~< 1~for h = 1,..., s -1.
Let us consider the following greedy strategy for routing messages from the root to the leaves or vice versa. Messages may be active or inactive; initially, all messages are active. At each step, each active message tries to advance one level on its unique source-to-destination path. Two messages conflict at an edge if their paths both contain that edge. A message mk becomes inactive and (j~() advances no further if it conflicts with a message mL where k < h. This simple strategy has the following useful property. If the greedy strategy is applied to an expansion and a conflict arises at an edge of channel c, then all the edges of c are occupied by active messages.
PROOF.
We will establish the following property inductively:
The messages arriving at any fat-tree node have consecutive sources. The property is trivially true at the root. Suppose the property holds for all nodes at depth i -1 or less, and consider a level i -1 node u joined to its child L by channel c. Let M, be the subset of messages arriving at u whose destinations are in L)'s subtree. From the induction hypothesis and the fact that the problem is an expansion, the messages of ML have consecutive sources, so if there is no conflict at any edge of c, all of ML remains active and arrives at~1. Now suppose there is a conflict at some edge of c. Since the messages of ML have consecutive sources, we conclude from the structure of their unique paths to u that they arrive at vertices of u that are consecutive modulo cap(c). Therefore, a conflict can occur only between two messages whose sources differ by cap(c). In this case, the conflict resolution rule guarantees that the cap(c) messages in M, with the smallest destinations remain active and arrive at LI. Thus, not only do the messages arriving at u have consecutive sources, establishing the induction hypothesis, but every edge of c is occupied, establishing the lemma. If the load factor of an expansion does not exceed 1, the expansion is routed by the greedy strategy without conflicts. By symmeny, the same propet~holds for a compression.
An interesting property of the N-1eaf pruned butterfly is that it embeds an N-leaf mesh-of-trees with constant load, congestion, and dilation. (This property was reportedly [Greenberg and Leiserson 1989 ] already observed by Leiserson and Leighton; a proof is given in the Appendix.) Therefore, the fl(NlogzN) lower bound for the area of the mesh-of-trees ] transfer to the pruned butterfly. An 0( N log2N) layout of the latter graph is easily achieved by the H-tree method, as shown in Figure 3 . Moreover, mesh-of-trees algorithms can be readily adapted to the pruned butterfly.
AUXILIARY CIRCUITRY.
For the on-line routing of a message set, the switching structure of the pruned butterfly needs to be augmented with some circuitry supporting auxiliary functions such as buffering, counting, sorting, and partial-sum computation.
Each leaf node of the pruned butterfly contains a terminal, a constant-area, bit-serial interface with a processor. The processor stores a set of messages, each consisting of a record with an O(log N)-bit information field, a log N-bit destination field, and a [log log N l-bit peak-level field. (A message's peak is the level in the tree of the lowest common ancestor of the message's current position and destination.) The processor keeps the messages in a priority queue organized by peak-level (minimum level at the top), which can receive-every O(log N) bit steps-either an insert or a deletemin instruction from the leaf. A leaf node is responsible for initializing the peak-level of the messages originating at the attached processor, and for updating the peak-level of a message before inserting it into the queue. A leaf also maintains log N counters, each storing the number of messages in the queue with a given peak level. In addition, a leaf is equipped with a comparator for log N-bit numbers and a circuit to compute a mod b where a and b are O(log N)-bit numbers. The leaf can perform any of the operations mentioned in O(log N) time, and can be laid out in a square region of side length O(log N). The leaf's area limits the length of the peak-level counters to O(log N), which, in turn, limits the network to handling message sets with cardinality polynomial in N.
By adding a single-bit full adder and an O(log N)-bit shift register to each node of the pruned butterfly tree, and using a straightforward bit-pipelined version of the tree implementation of prefix computation algorithms [Bilardi and Preparata 1989; Dekel and Sahni 1982] , we have: By adding h O(log N)-bit buffers to the root node of every n-leaf subtree T, and adapting the mesh-of-trees sorting algorithm [Leighton 1981; Nath et al. 1983 ] to the pruned butterfly, we have: LEMMA 3.2.2. Let T be an n-leaf subtree of the pruned butte~y routing network, and suppose a message set M of cardinality at most G is initially at the root of T. Then, in 0( log N) time, the message set can be sorted by destination and output at the root T.
The node at the root of an n-leaf subtree can be laid out in area O(n + log N), and a leaf can be laid out in area 0(log2N), so an H-tree layout of the entire circuit takes area @(N log2N).
ROUTING ALGORITHM.
Routing of a message set M is performed in logN stages: stage O,..., stage log N -1. Let M, be the set of messages with peak at level i at the beginning of stage i. During stage i each message of M, is moved to a new leaf, possibly different from the final destination, but always lowering the message's peak. A message not routed to its true destination is said to be sidetracked and is processed again in the stage associated with its new peak. A crucial property maintained by the algorithm is that, for each i,
Stage i is conveniently described in terms of the activity of a generic subtree T with root at level i + 1. Such a subtree interacts only with its sibling, T', to which it sends and from which it receives some messages. Let MT be the set of messages in M, with source in T, and let l(MT, We now describe and analyze the algorithm for stage i of the routing. The messages in a batch B are first routed to the root of T by a compression operation. Specifically, by a prefix computation, each leaf of T containing a message m in B determines the number h of messages of B to its left (0 s h < number of vertices at the root of T). Then message m is routed to vertex ( i + 1,j,h ) at the root of T, Since A.(B) s 1 (Lemma 3.3.1.1), the routing paths do not conflict (Corollary 3. 1.2). The bits in the binary representation of h correspond directly to the binary choices message m encounters at even levels on its path to ( i + 1, j, h). Thus, the routing can be done bit-serially in O(log N) time if the message packets are organized with the least significant bits of h at the front.
Once a batch B reaches the root of T, it is transferred to the root of T' and sorted by destination. By Lemma 3.2.2, this takes O(log N) time. Now B is an expansion and is routed to the leaves of T' by the following variant of the greedy strategy described earlier.
A bit is prepended to each message, indicating whether the message is active or sidetracked. The bit of each message in set M, is initialized to "active" at the beginning of stage i. A direction bit is associated with each pruned butterfly vertex and initialized to "left" before stage O. Subsequent stages inherit the value of the direction bit from the previous stage. Routing is bit-serial. Decisions are decentralized and made on-the-fly by individual vertices of the pruned butterfly according to the following rules:
(a) If there is no conflict, an active message is routed toward its destination. (b) If two active messages compete for the same edge, then the one with the larger destination is sidetracked and its initial bit is toggled. (c) An active message has precedence over a sidetracked one.
(d) If a vertex receives two sidetracked messages, it sends one to each child. (e) Each time a vertex receives a single sidetracked message from its parent(s), it sends it dow~the edge indicated by the direction bit of that vertex, and toggles the bit.
Notice that exactly the same set of active messages reaches each node as in the earlier greedy strategy; in particular, Lemma 3.1.1 applies to the present strategy as well.
Assume that the message is organized in a packet whose first field is the destination address, the currently-most-significant bit of which is the first to arrive at a pruned butterfly vertex. Based on this bit, the vertex can implement the policy described above in constant time. If the message is active, then the bit is stripped away before the message goes to the next vertex. The only subtlety arises in the implementation of rule (b), because a vertex cannot determine which of two conflicting messages has the larger destination by comparing only the most significant address bits. However, the vertex can send the (identical) address bits down both edges, delaying the routing decision until a distinguishing bit appears. Since messages have O(log N) bits and paths have O(log N) vertices, the bit-serial pipelined routing of a batch from the root to the leaves of T' takes O(log N) time. Thus, the entire routing of one batch takes O(log N) time and, as there are & batches, we conclude:
All messages in MT can be routed to leaves of T' in time O(&log N).
Our next goal is to bound AT in terms of A(M). Note that MT can be partitioned into M; u M;, where M; is the set of messages destined to T' that have been sidetracked to T during stages O through i -1, and M$ is the set of messages that have never been moved from their original sources at leaves of T. Clearly, A.(M~) s A(M), and since Ad(M~) < Aa(M$) + Aa(M~), all that remains is to bound Ati( M;). Note that every message in Ml has peak level i and therefore must have become sidetracked at the common parent of T and T' during the last stage of the routing in which that message has participated.
Let c' be the channel between the root of T' and its parent. By applying In the analysis of our routing algorithm, we have assumed that sidetracked messages reaching a given leaf of the pruned butterfly are temporarily stored in the priority queue of the attached processor. The leaf itself stores only the peak-level counters, as described in Section 3.2. We now want to bound the size of the processors' priority queues. Although it is easily established that at most 0( A( M)log N) messages (one per batch) can be sidetracked to the same leaf, a careful analysis yields a tighter bound in terms of d(M), the message set's degree. Let T be a subtree of the pruned butterfly and let IT I denote the number of its leaves. Choosing a time between batch routings when each message is at some leaf, we denote by S(T) the total number of sidetracked messages stores at the leaves of T and by x(T) the maximum number of sidetracked messages stored at a leaf of T. We shall show that the routing policy balances the storage load at the leaves so that, for any subtree T,
When T is the whole fat-tree, ITI = N and s(T) s dN, so (1) yields the statement of the lemma.
We will establish (1) by induction on IT1. For IT I = 1,(1) is trivially satisfied, as both sides of the inequality are zero. For IT I > 1, let TO and TI denote the two subtrees of T so that S( T'O) s S( T1 ). and inductively assume that X( T},') - where the last step lT1/'2 < IT.
uses the inductive hypothesis on TO and the relation Case X( TO) < X(T1 ). Here x(T) = X(TI) and
We need to bound the quantity S(T1) -S(TO). To this end, let m be a sidetracked message stored in Tk, for h = {O, 1}, and let~) be the pruned butterfly vertex at the root of T from which m entered Th. Message m can be one of the four types. Either is the maximum number of vertices at the root of T. Combining these four bounds yields
Substituting (3) into (2) and applying the inductive hypothesis on TI produces
where we have exploited the fact that, as IT] >2,~~s 1. In conclusion, (1) remains established in both cases. A priority queue for storing n messages can be laid out in area O(n log N) using a systolic implementation [Leiserson 1979 ]. If d(lf) is constant, then by Lemma 3.3.2.4 the priority queues could be stored in the leaves without changing the network's O(N logzN) area bound.
Deterministic
On-Line Routing on the Sorting Fat-Tree The partition of messages by peak level in the pruned butterfly may unnecessarily serialize the routing of subsets of messages that use different channels and hence could be routed simultaneously. The sorting fat-tree, to be described next, circumvents this problem by first bringing all messages to their peaks and storing them. Unlike the pruned butterfly, a given node LI of the sorting fat-tree can then reorganize all of the messages with peak L' for more efficient transmission down to their destinations. This strategy leads in certain cases to an optimal routing time of 0( A log N). However, the strategy requires that all messages be present in the routing network simultaneously and hence limits the class of message sets that can be handled.
In Section 4.1 we describe the main component of each node of the fat-tree: a new type of sorting circuit. Section 4.2 describes the sorting fat-tree network itself, and Section 4.3, the routing algorithm.
FLEXIBLE SORTERS.
The main task of the sorting circuit placed at node L' of the fat-tree is to reorganize the set of messages with peak z). Roughly speaking, for the entire algorithm to route in time proportional to the load factor, node u must be able to sort in time proportional to the size of its peak set. Qualitatively, we refer to a circuit that sorts in time proportional to its input size as a flexible sorter. Although VLSI sorting has been investigated extensively, the circuits proposed in the literature are for sequences of a fixed length 1. Since they do not yield better performance on sequences of length r < 1, they are not flexible. In this section, we design a flexible sorter with the properties summarized by the following theorem. Let y >1 be a constant and let 1 ands be parameters such that 1 = 0(s7).
Then there is a VLSI circuit that, for any r such that s < r <1, We use an extension of Columnsort [Leighton 1985 log(s/2) phases. In each phase, the columns of P are sorted and a permutation is applied to the entries of P. At a giuen phase, the permutation depends onL'y upon r ands.
Recall that Columnsort sorts an s x (r/s) array of words by sorting the columns four times and, after each time, permuting the entries of the array according to a fixed pattern. A sufficient condition for Columnsort to work properly is that s z 21z3r 2/3. If this relation is not satisfied, one can resort to a recursive application of Columnsort. The input array P is partitioned into blocks of consecutive columns, with each block containing 21/3r2/3 elements. (Here and below, we ignore for simplicny that some quantities may not be integer; suitable adjustments could make the analysis rigorous without altering the essence of the result.) These blocks are then treated as "virtual columns" and are sorted by a recursive call to Columnsort, unless their size is s or less. A straightforward analysis shows that, at the kth level of recursion (the main call being at level O), the size of the sorting problems is 2(1-'z/3)' 'r(z13)'. This size becomes s s for (log(log r/log(s/2)))
. . . At each level of recursion, the number of sorting phases is multiplied by 4. Therefore, there are 4k* = ((log r)/log(s/2))2/ 1°g(3/2)phases, each corresponding to sorting each of the r/s columns of the s x ( r\s) array. Combining the permutation steps between consecutive sorting phases into a single permutation step, we obtain an algorithm with the desired structure. To simpli~the presentation, we assume s and 1 are powers of two. The circuit consists of the sorter for s words of Lemma 4.1.3 and a permuter for up to 1 words. The permuter consists of s cycles of 1/s cells, interconnected by an Omega network [Lawrie 1975 ] as shown in Figure 4 . Each cell, represented by a small rectangular box in the figure, consists of two b-bit bidirectional shift registers and some associated circuitry. In constant time, the two registers can be exchanged or one loaded with the contents of the other. Each cell is O(1) high and O(b) long and is connected by a constant number of wires to its neighbors cm either side. The cells of each cycle are labeled from 1 to 1/s starting from the right. As illustrated, the cycles have switches that permit them to be closed off at any length that is a power of two up to 1/s. The switches of the Omega network are one bit wide, and are represented in the figure by vertical lines joining open circles. Some additional registers not shown in Figure 4 are required to control the permutation routing. Attached to each switch of the Omega network is a shift register with 0(1/s) bits laid out horizontally parallel to one of the two cycles joined by the switch. Attached to each cell labeled with an even number between 2~-1 and 2m is a shift register with 0(log2(l/s) -mz) bits, laid out horizontally between it and the neighboring cell.
The height of the circuit layout is proportional to s, the number of cycles. We now describe how the flexible sorter implements the algorithm of Lemma 4.1.2. The r input words, each of length b, enter the circuit bit-serially in groups of size s on the s wires shown at the top of Figure 4 . The words are shifted into the rightmost [r/sl columns of the cell array. The cycles are then closed off at the next larger power of two, say w. From this point on, the algorithm consists of a constant number of alternating sorting steps and permuting steps. In a sorting step, each of the w columns of s words is passed through the sorter by a counterclockwise bit-serial rotation through the cycles. In a permuting step, the circuit simulates the Benes permutation network [BeneE 1965 ] using essentially the same technique as the cube-connected cycles architecture [Preparata and Vuillemin 1981] (specifically, one with s cycles of length w).
We refer to Preparata and Vuillemin [1981] for the details of the simulation. Here, we simply recall that an wv-line Benes network consists of 2 log(sw) stages, each with sw/2 switches (the two median stages could actually be combined into one). To route a given permutation, each of the sw log(sw) switches is set in one of two states, by a control bit specifying whether or not to exchange the words appearing at its inputs. For any fixed permutation, the control bits can be precomputed in time proportional to their number as in Waksman [1968] . The first (and the last) log s stages of the Benes network are simulated by the Omega network of our construction processing w wavefronts, pipelined left-to-right (right-to-left) with reference to Figure 4 . Thus, each switch of the Omega network needs 2W control bits to determine which pairs of words to exchange between the cycles it joins. The remaining intermediate 2 log w stages are simulated by the linear-array portion of the cycles. Each cell with an even label between 1 and w needs 2 log w control bits to determine which words to exchange with its odd neighbor.
The set of permutations our flexible sorter must route is fixed at the time of the sorter's construction: the circuit must be able to execute Columnsort of sw words for any value of w a power of two between 1 and 1/s. Since every such w is 0( Sy), by Lemma 4.1.2 at most a constant number of permutations, say~, are needed for each valid w. The control bits a Benes network would use to route these~log 1/s permutations are precomputed and stored in the shift registers at the switches of the Omega network and between odd and even numbered cells in the array. In each register, the bits are arranged in log 1/s fields, one for each valid w. The fields are in order from smallest to largest WI, and within each field the bits are in the order that the P permutations are used by Columnsort.
In an Omega network control register, each field has 2~w bits, giving a total of~~~(~/S'2~2h = 0(1/s) bits. In a control register at a cell labeled with an even number between 2'"-1 and 2m, each field has 2P log w bits, for a total of Z~5#s2~k = 0(log21/s -nzz) bits.
After w is known and just prior to the first permuting step, all control registers are simultaneously shifted so that the appropriate field is at the front of the shift register. Then during the permuting steps the control bits can be read and used without delaying the data movement.
Let us now analyze the time taken by the flexible sorter. Shifting the input into the cell array takes time O(br/s).
Shifting the permutation control registers so the appropriate field is ready to be read takes time O(logz w) for the registers in the cell array and time O(w) s2) and sorts in time O((n/s)logs), which is AT~-optimal.
THE SORTING FAT-TREE.
The sorting fat-tree is an N-terminal routing network whose structure is a hybrid of a fat-tree and a mesh. Groups of logzN terminals are interconnected by log N x log N two-dimensional meshes. Each terminal in a mesh is allocated a square region with side length O(log N). Thus each mesh occupies a square region with side length O(logzN). The N/log2N meshes are placed at the leaves of a fat-tree laid out in the H-tree style. (For convenience, we assume N and N/IogQN are powers of two.) The structure of the node at the root of a subfat-tree with n terminals is different depending on whether n is an even or odd power of two. If n is an odd power of two, the node contains a (b, fi, rz)-flexible sorter whose~outputs enter a channel of capacity fi connecting the node to its parent. If n is an even power of two, the node contains (b, 2fi, n)-flexible sorter whose 2fi outputs are multiplexed into a channel of capacity A connecting the node to its parent. Figure 5 illustrates two adjacent levels of the tree, with the flexible sorters labeled by their parameters.
The sorting fat-tree also has some auxiliary circuitry similar to that in the pruned butterfly fat-tree. A N-leaf tree structure with its leaves at the terminals permits the sorting fat-tree to execute prefix computations as in Lemma 3.2.1. A second tree structure with its leaves at the internal nodes of the fat-tree permits the network to synchronize, in o(log N) time, operations at all internal nodes. Associated with each terminal are a pair of b-bit shift registers that can be compared and exchanged.
To analyze the area occupied by the sorting fat-tree, let~be a constant large enough so that a (b, A, n/2)-flexible sorter and a (b, 2fi, n)-flexible sorter each fit in a rectangle of height~fi and length &filog N, and mesh of log2N terminals fits in a square of side length & log2N. Let S(n) denote the length of one side of the (square) layout of a subtree of the fat-tree containing . .
n terminals, where n is a power of four and n z log2N. Assume inductively that S(n/4) s f~log ( Nn/4). Clearly, S(n) is the maximum of V(n), the vertical length, and H(n), the horizontal length of the layout. Referring to Figure 5 , one can see that V(n) < max(~fi log N, ffi + 2S(n/4)) and H(n) < <6 + 2 max(S(n/4), $6 log N). Applying the induction hypothesis and some straightforward calculations shows that S(~z) < max( H(n ), P'(n)) < CA log (Nn), thus reestablishing the induction hypothesis. The entire network fits in a square region of side length 2 $~log N, so its area is O(N log~N).
ROUTING ALGORITHM.
The algorithm of this section works for any message set M of constant degree. For simplicity, we describe the special case where M is a partial permutation; the extension to constant degree message sets is straightforward.
The following list of steps outlines the routing algorithm:
(1) (2) (3) (4) (5) (6) (7) (8) Messages with source and destination in the same mesh are routed by a standard technique. Messages that must be sent between meshes are partitioned into log N batches. Within each mesh, messages are reorganized into row major order by batch number. The batches are routed to them peaks consecutively. All the messages with the same peak are sorted in order of destination.
The messages are again partitioned into log N batches.
The batches are routed down to their destination meshes. Within each mesh, the messages are routed to their final positions.
Step (1) can be accomplished in O(log N) time by standard mesh routing techniques [Leighton 1992 ].
Step (2) is more involved. We will first describe the partition, then how the network computes it.
Let~be ye set of messages that must be rout~d between meshes. We denote by 1.(M, c) the load placed by a message set M on a channel c during the source-to-peak movement of the message set. For a channel c that is k levels down from~the root of the fat-tree, the ascending load factor~~(~, c) is 1~(~, c)/~. Let M, be the set of messages in~with their peak at level i (O s i < log N -2 log log N). Assign to each message in M, a rank between O and IM, I -1 according to increasing order of the message sources. The set M, is then partitioned according to rank into M,O U iklll U """ U ll,(log~_~), where M,J is the set of messages in Ml whose rank modulo log N is j. Then, the log N batches of the partition are given by M.~= u, M,l, for eacÕ < j < log N. This partition is useful because if divides the work of routing M roughly equally among the batches, as shown by the following lemma: Let us first show that, except for log N messages, the load placed by a batch on any given channel is a factor of log N smaller than the load placed by the full message set on the channel. The statement of the lemma will then follow trivially from the definition of load factor. Let c~be a level k channel (k s log N -2 log log N, since there are no channels within the meshes). Only the messages with peak levels smaller than k can affect the load a batch places on CL, so for every j, Since all messages in M, that must cross c~have consecutive ranks, our choice of Ml] as those with rank j(mod log N) amounts to selecting every log Nth message that must cross c~. Thus Since every channel has capacity at least log N,
u To compute the partition of~of Lemma 4.3.1, the network first labels each message with its peak level i. This is a simple matter of comparing the source and destination bits and can be done for all messages in parallel in O(log N) time. The network then prepends i to the messages' destination fields to simplify later routing operations. Computing each message's rank within the appropriate M, can be done with a prefix operation for each M,. Since each prefix operation takes O(log N ) time, all the ranks, and hence all the batch numbers can be assigned to the messages in O(logzN) time.
The purpose of
Step (3) is to prepare the messages so that when they are routed upward, the entire channel will be busy at once: there will be no gaps between messages. Since each mesh holds log2N terminals and the capacity of a channel is the square root of the number of terminals below it, the channel that joins a given mesh to the fat tree has one wire for each column of the mesh. Regardless of the mesh's orientation in the layout, for the purposes of defining row major order, we will consider top of the mesh to be the side to which the channel is attached. Steps (3) and (8) are similar to Step (1) and can be accomplished in O(log N) time.
During
Step (4), the batches of messages are routed in order from their source meshes up the tree to their peaks. The nodes of the fat-tree operate in Iockstep under the control of a global synchronizer.
The step consists of a sequence of stages numbered consecutively. In the even stages, each node at an even level receives the messages of a given batch from its children, reorganizes them, and sends them to its parent. In the odd stages, nodes at odd levels do the same. A stage is completed only when all the nodes have finished their jobs.
Before the messages of a given batch are sent across any channel in the fat-tree, they are grouped for efficient transmission into sets of size cap(c) called wa~'es. Each wave is sent across the channel in time proportional to the message length, with one message on each wire of the channel. A set B of messages is sent across channel c in time 0(( IB Ilog N)/cap(c)) = 0( A(B, c)log N).
At each stage, after the node has received all messages in the current batch from both children, it separates messages that have their peak at the node from those that must be sent up to the parent. This is easily accomplished by sorting on the peak field previously prepended to the message destinations. As the messages exit the sorter, they are already properly organized into waves. Those destined for the parent are sent out immediately; those currently at their peaks are shifted into the unused portion of the flexible sorter's permuter, where they remain until Step (5). Since M is a partial permutation, at most n messages could have their peaks at the root of an n-terminal subtree, so the flexible sorter is large enough to hold them. (To route message sets with arbitrary, but constant, degree, the size of the flexible sorters could be increased by a constant factor without altering the asymptotic bound on the fat-tree's area.)
A fat-tree node with parent channel c can execute the sorting and transmission operations on batch~_in time 0( A.( M.,, c)log N). Thus, by Lemma 4.3.1 each stage takes 0(( A.( M)/log N hog N) time. The number of stages is proportional to the height of the fat-tree plus the number of batches, or O(log N). Hence, Step (4) takes time 0(~~(~)log N + logzN). In Step (5), the flexible sorter in each node is applied to all the messag~that have their peaks at that node, taking time 0( Xm)log N). Partitioning M into log N batches for the downward movement is simpler than the partitioning in Step (2). NO prefix computations are required since the messages are ah-eady separated by peak level, and assigning batch numbers is a simple matter of marking each message with its position in the sorted sequence modulo log N.
Sorting the messages again by batch number completes Step (6) in time 0( A(~~log N).
Step (7) is symmetric with
Step (4) and takes time 0( Ad(lll)log N + logzN), where Ad is the load factor of the peak-to-destination movement of~. Since A. and Ad are bounded by A, we have 
Lower Bound
Let R be an N-terminal router of area A. By decomposition tree techniques [Bhatt and Leighton 1984; Leiserson 1985] , the terminals of R can be labeled in such a way that the time T to route M satisfies the trade-off
where q (kf) is the reference load factor. This lower bound captures the bandwidth constraints imposed by a certain set of cuts of the network. It is natural to ask whether there is a router that can achieve this lower bound, delivering any message set with performance
The answer is negative, at least for a wide class of routers, as stated by Theorem 5.1 below.
We say that a routing algorithm is content preserving if the body of each message is not modified while the message travels from source to destination. More formally, we require that each bit of the message body trace a source-todestination path, with the property that if any two paths share an edge the corresponding bits traverse that edge at different times.
Most routing algorithms proposed in the literature, including those in the present paper, are content preserving. (An exception is Rabin [1989] , but there packet splitting and recoding is for the sake of fault-tolerance, not efficiency.) Content-preserving routers satisfy the following lower bound: The proof of Theorem 5.1 is organized into three parts, the first one introducing the key concepts, the second one presenting the main structure of the argument in terms of intermediate results stated as lemmas, and the third one developing the detailed arguments for the various lemmas.
5.1. PRELIMINARY DEFINITIONS. We shall find it useful to associate with a graph G a set of messages M(G) by (1) identifying the vertices of G with the terminals of a routing network R, and (2) interpreting each edge (u, u) of G as a message from u to LI in R.
We shall make use of two graphs in particular: the n-vertex mesh-of-trees [Leighton 1981 ], denoted MOT(n), whose definition is reviewed in the appendix, and the expander graph, defined next. A graph (V, E) is an (a,~)-expander if for any S c V such that ISI <~lVl, lr(S) -S1 a alSl, where r(S) is the set of vertices adjacent to some vertex in S. Let EXP(n, a,~) denote an n-vertex (a,~)-expander. A construction of three-regular graphs that are expanders with constant a >0 and with~= 1/4 is given in Ajtai [1987] . We shall also consider the cross product GI X Gz, of two graphs G1 = (U, El) and Gz = (V, E2 ), which is the graph (U X V, E) where E is the union of { ((u,~'l) . (U, Uz)): LL G U and (~'l,zll) = Ez} and {((u,,~'), (UZ, [')): L' = V and (~41,L~z)= El} [HaraV 1969, pp. 21-23] .
PROOF STRUCTURE.
The starting point is provided by the observation that a content-preserving routing of M(G), (with each message one bit long), done in area A and time T naturally yields a layout of G in area A using T layers, which can be transformed into a layout of area O(ATZ) in two layers. Therefore, AT2 = fl(area(G)), where area(G) denotes the minimum layout area of graph G. This relation affords the translation of area lower bounds for graphs into area-time lower bounds for routing message sets. When b-bit messages are routed, clearly b copies of G are obtained.
However, we strengthen the latter observation by showing that homologous vertices in the b copies can be connected by expanders without essentially increasing the area of the layout derived from the routing.
Such strengthening ultimately permits us to establishing a quadratic dependence (rather than a linear one) of AT z upon b. More technically, we have: The graph that we make play the role of G in the above lemma is MOT(n) X EXP(m, a,~), a supergraph of the expander connected mesh-oftrees Q,,,,~, defined in Bhatt and Leighton [1984] . The lower bound on wire area derived there applies directly, yielding 
To apply Lemma 5.2.2 to relation (6), we need to replace the cross product of the two expanders by single expander. To make this step possible, we establish the following result: With the help of this lemma, (6) can be rewritten as which, by Lemma .5.2.2 and the fact that n = @(N\ q2), yields
The theorem then follows, considering that the required expanders 635 (and hence their cross products with the mesh-of~trees) can be chosen "of constant degree.
5.3. THE LEMMAS. The somewhat technical arguments needed to establish the lemmas stated in Part 2 are now developed.
Proof of Lemma 5.2.1. Because R's routing algorithm is content-preserving, the paths traversed by the bits of the messages of M(G) form an embedding of b copies of G in R, with congestion at most T. By a variant of a technique due to Thompson [1980] , such an embedding can be converted to a layout of area 0( AT2) for G X EXP(b, a, /3), whence the statement of the lemma.
We now outline the construction of the layout of G x EXP(b, a,~). Assume that R is laid out in two layers on a square grid & = {(i, j): O < i <1, 0< j < J}, with lYA= A. The layout of G X EXP(b, a, /3) will hav~six layers on a square grid -!3'= {(h, k: O s h < IT, < k < JT]. Intuitively, & is viewed as the interleaving of T stretched copies of .9'. Laid out on the tth copy of & are the wires of R that are active at time t in delivering some bit of M(G). More precisely, if a horizontal wire of R is used at time t (for 1 s t < T) tõ ove some bit from point (i, j) to (i, j + 1) on grid E, then a wire is placed in & from (iT + t, jT + t) to (iT + t, (j + l)T + t). A similar mapping is defined for vertical wires.
In the resulting layout, for every sequence of wires of R traversed by a bit going from source to destination, there is a corresponding (disconnected) sequence of stretched wires. The stretched wire sequences are converted to paths by adding an extra edge (on a different layer) between each pail of adjacent stretched wires. Thus, we have obtained a three-layer layout on .9' of the edges of b copies of G. For each copy, we then connect together the endpoints of the edges that are incident upon the same vertex of G, and so obtain a four-layer layout of b copies of G. Next we construct expanders on each group of b homologous Acopies of a vertex of G. As these copies are placed in a T x T region of 57, and b s T, the expander connections can be added on two extra layers without increasing the layout area. Let q s~be a power of two and let n be the largest integer of the form 3 " 22k -2L+ 1 not larger than N/qz.
Here, we denote by MOT(H) the n-vertex mesh-of-trees, defined in the appendix as a 4k-leaf mesh-of-trees.
We first choose a naming scheme for the vertices of MOT(n) under which it will be seen that the reference load factor is constant. Consider a placement of the vertices into a (2~+' -1) x (2L + 1 -1) grid, with row tree R, in row 2 r of the grid and column tree Cc in column 2 c of the grid, forr, c= O,l,..., 2k -1. The specific position of the vertices is chosen so that a scan of the grid points in an even row from left to right or in an even column from top and bottom, yields an in-order traversal of the corresponding tree. The vertices of MOT(n) are named by their association with the grid points, which are themselves labeled in "shuffle-major" order: the grid point in row r and column c, for O s r, c < 2~+1 -1, is labeled with the integer whose binary representation is the bits of r interleaved with the bits of c. Recall the binary tree used to define the reference load factor. The labels on the leaves of any complete subtree of height h correspond to the labels in a rectangular region of the grid containing the mesh-of-trees. The number of edges of MOT(n) crossing the bounda~of any such rectangle is proportional to the length of the perimeter. But the perimeter has length 0(2~' '2), which is proportional to the weight of the edge leaving the root of the subtree. Thus the reference load factor of MOT (n) is constant. When assigning names to vertices of MOT(n) X EXP(qz, a,~), place the expander part of each vertex's name in the least significant position. Thus, each q2-vertex expander gets mapped to an q '-leaf subtree when computing the reference load factor. The statement of the lemma follows. First we develop some notation. Let G, = (U, El ) and Gz = (V, E2), where IUI =p and [P' = q. Let G = GI x G~= (W, E), where W= UXV={(u,, u,):u,~Uand~j~V,f orO<i<p and O<j <q}. For X g W and O s k < q, let y~(X) = {(z41, u,) = X: j = k}. If one views G as q copies of GI, where homologous vertices of the copies are connected according to the pattern of G2's edges, then yL( W) is the vertex set of kth copy. A restricted form of adjacency in G, namely adjacency through copies of G1's edges, is defined as follows. For X c W, rl(X) = {u,,~)) = W (u,, t),) is adjacent to a vertex in Y,(X)}. Clearly, rl( X) c II X). Mentally reversing the roles of G1 and Gz, let p~(X) = {(u,,~)) = X: i = h}, for each O < h <p, and let r,(x) = {(u,, L)) e~(u,, L)J) is adjacent to a vertex in P,(X)}. Let S c W such that IS I s~2IW1/2. We will isolate the portions of S that do not expand well under the adjacency functions 1'1 and rz. Let 1 = {i:
I P,(S) I > Bq] and let Y = {j: 17,(S)1 > Pp}. The set 1 (respectively, .l) is the indices of the copies of G2(GI ) that contain too large a part of S to be guaranteed expansjon through G2's (Gl 's) edges. Let SIO,t = {(u,, L; ) = S: i = I and j G 1}. SIO,, is the part of S that doesn't expand either through G]'s edges or through Gz's. Clearly
We now turn our attention to S -S[O,,. Let SI = {(u,.~)) = S: j G Y} and let S2 = {(u,,~j) = S: i~1}. Since for each j E 1, [yJ(S1)] <~p, by the expansion property of G,, lrl(S1) -SI I z a ISI 1.From the definitions of 171and S1, one can see that IIS) -S 2 171(Sl) -S1. Similarly, lrz(S2) -Szl > alS21 and IYS) -S 2 r2(Sz) -Sz. It follows that Our results on routing can be interpreted by relating them to known bounds on the layout area of graphs. It is well known [Bhatt and Leighton 1984 ] that a graph with a (minimum m-) bifurcator of size F has layout area at least (F2) and at most O(F2 log2(N/F)). Moreover, each of these bounds is achieved by some graph. Therefore, the bifurcator determines the area only to within a factor of log2(N/F).
An analogous situation holds for the reference load factor as a predictor of the A Tz measure of routing complexity, albeit with a few more conditions. Suppose we restrict our attention to content-preserving routers and constantdegree message sets with @(log N)-bit messages and reference load factor q, where fl(log N) < q s O(N l/z-'), for some fixed constant~> 0. Then, the AT2 measure for routing a message set is at least Q(q2N logzN), by arguments from Leiserson [1985] , and at most O(TZN logzN logz(N/ T12 )), by Theorem 4.3.2 on the sorting fat-tree. It is easy to construct message sets for which ATZ = @(q2N log2N), but there are also some for which AT~= @(qzN log2N log2( N/q2)), as established in Theorem 5.1. Therefore, the reference load factor determines the AT 2 measure only to within a factor of log2(N/q2).
It is natural to ask whether some parameter in addition to the load factor could lead to tight characterization of the area-time complexity of routing.
FIowever, even within the load factor framework, the conditions on the above analogy suggest several avenues for further research. With regard to the lower bound, it would be interesting to see if the restriction to content-preserving routers could be removed. However, the main problem left open is to design an N-terminal network that can route any message set in O(q log N) time and O (N log2N) area, matching the lower bound of Theorem 5.1. We conjecture that such an optimal router would combine features from both of our fat-trees. To route message sets with constant load factor in logarithmic time, a network should, like the pruned butterfly, have tree nodes with only constant depth.
Moreover, the routing algorithm should simultaneously deal with messages that have peaks at different levels, as in our sorting fat-tree. In fact, if the input set of messages could be effectively partitioned on-line into batches with load factor A = 1, such batches could be effectively routed by a multibutterfly-like fat-tree [Leighton and Maggs 1989] .
Appendix A. Embedding the Mesh-of-trees in the Pruned Butte@y
For N = 4" (n a nonnegative integer), the N-leaf mesh-of-trees consists of two sets of complete binary ordered trees of height n: R., R,, ..., R~-l (row trees) and CO, Cl,..., C~-, (column trees), where leaf k of R}, is identified with leaf h of C~.
Let [h, "-" hO] , with h, G {0, 1}, denote integer h = X~=11h,2'. For 0 s h = [h,, -, . ." hO] < fi, O s i s n, and O <j = [jl_l """ j{)] <2', let Rk(i, j) denote the (j + l)st vertex at depth i of row tree R,,. Let Ck(i, j) be similarly defined (with Ck(n, h) = Rh(n, k)).
We now consider an embedding of the N-leaf mesh-of-trees into the N-leaf pruned butterfly where mesh-of-trees vertex LI is mapped to pruned butterfly vertex p(~'), as follows: For i = O, 1, ..., n -1, $D(c~(i,j)) = (2i, [j, _,kn_l """j"k,t_l l,[kn_, _[ """ kol) , p(lll, (i,j)) = (2i + I, [h,l-lj, -l "." h,l-, jOh,l-, _ll, [h~_, -l "" . ho]), p(Rh(n, k)) = p(c~(n, h)) = (272, [hn-lk,, -, """ hok~l,o}.
Each mesh-of-trees edge (u, L) is mapped to the (unique) shortest path between p(u) and q(z). Informally, observe first that the pruned butterfly has 2n + 1 levels (with roots at level O), while the mesh of trees has n levels. In the above embedding, each pruned-butterfly leaf hosts exactly one mesh-of-trees leaf, with the index of the former resulting from the shuffling of the row and column indices of the latter. Level i vertices (for i < n) of the column [row] trees are mapped to distinct butterfly vertices at level 2i [2 i + 1]. All pruned butterfly vertices are used at even levels, while only half are used at odd levels. Specifically, in node (Zi + 1, j), the first half is used for even j and the second half for odd j.
It is a tedious, but straightforward exercise to formally show that all pruned butterfly paths realizing a mesh-of-trees edge have length 2, except for those incident upon the leaves which may have length 1. Moreover, at most two paths share an edge. In conclusion, we have:
The N-leaf mesh-of-trees can be embedded into the N-leaf pruned butterjly with load 1, congestion 2, and dilation 2.
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